



Data Manipulation Unit
Located SHEET (1D7)



MEMORY ADDRESSING (For Read or Write)

Current Micro-Cycle's ALUOUT Address Data is latched into "MemIn Latches" (2D8) during time #4 of BMEMCLK, see CHART (2D1).

During Time #3, Next Micro-Cycle's CMEM0 enables CMEMSTART (12B8) to (2A/B6). CMEM0 also enables AND-NOR GATE 28-0 (2B5) into F/F 26-E.

At start of Time #4, BMEMCLK latches in ALUOUT Address into Latches and generates CPUMEMSTART (2A/B5) to (2B7) FOR start Pulse to Memory, and enables F/F 26-E (2B4) for "MEMDRIVE" to (2D7). Thus enabling the ADDRESS OUT to memory.

MEMORY WRITE

At the start of the next Micro-Cycle CPUMEMSTART is still high (2A/B5) during Time #5, and is applied to Driver 28-E (2B6/7) as well as to NAND 28-J (2A5). MEMDRIVE (2D7) is also still enabled at this time.

During Time #5, MIR1 (2B8) generates MEMWRITE (2B6) and enables NAND 20-J (2A5) to enable "Rightwrite" across inverter 20-Y (2A5) and out to AND-NOR GATE 20-0 (2B5).

Data for writing to memory is also now available on inputs on MEMIN Latches (2D8) from ALUOUT (6-15)

For ALUOUT (0-5) to be enabled onto latch inputs; Rightwrite (2A5) Low to NAND 28-J (11C5) thus disabling MAPOE High (11C/B4). MAPOE High, enables Driver 18-0 (11D5) thus enabling ALUOUT (0-5) to latches.

At Start of Time #6 CPUMEMSTART (2B7) goes Low. (Memory has already received the write CMD). ALUOUT DATA is latched (2D8) and F/F 26-E (2B4) stays set to enable the DATAOUT to memory via MEMDRIVE (2D1).

Many Sources Feed The "ALUIN" Bus


487-A

Micro-Sequencer
Located sheet (3DS)

100001074
(Continued)

100001074
(Continued)

MICROPROGRAM SEQUENCER BLOCK DIAGRAM



Note: R_1 and D_1 connected together and OR_1 removed.

ADDRESS SELECTION

OCTAL	S_1	S_0	SOURCE FOR Y OUTPUTS	SYMBOL
0	L	L	Microprogram Counter	μPC
1	L	H	Register	REG
2	H	L	Push-Pop stack	STKO
3	H	H	Direct inputs	D_i

OUTPUT CONTROL

OR_i	ZERO	\overline{OE}	Y_i
X	X	H	Z
X	L	L	L
H	H	L	H
L	H	L	Source selected by $S_0 S_1$

Z = High Impedance

SYNCHRONOUS STACK CONTROL

FE	PUP	PUSH-POP STACK CHANGE
H	X	No change
L	H	Increment stack pointer, then push current PC onto STKO
L	L	Pop stack (decrement stack pointer)

H = High
L = Low
X = Don't Care

OUTPUT AND INTERNAL NEXT-CYCLE REGISTER STATES

CYCLE	$S_1, S_0, \overline{FE}, PUP$	μPC	REG	STKO	STK1	STK2	STK3	Y_{OUT}	COMMENT	PRINCIPLE USE
N N+1	0 0 0 0 -	J J+1	K K	R_a R_b	R_b R_c	R_c R_d	R_d R_a	J -	Pop Stack	End Loop
N N+1	0 0 0 1 -	J J+1	K K	R_a J	R_b R_a	R_c R_b	R_d R_c	J -	Push μPC	Set-up Loop
N N+1	0 0 1 X -	J J+1	K K	R_a R_a	R_b R_b	R_c R_c	R_d R_d	J -	Continue	Continue
N N+1	0 1 0 0 -	J K+1	K K	R_a R_b	R_b R_c	R_c R_d	R_d R_a	K -	Pop Stack; Use AR for Address	End Loop
N N+1	0 1 0 1 -	J K+1	K K	R_a J	R_b R_a	R_c R_b	R_d R_c	K -	Push μPC ; Jump to Address in AR	JSR AR
N N+1	0 1 1 X -	J K+1	K K	R_a R_a	R_b R_b	R_c R_c	R_d R_d	K -	Jump to Address in AR	JMP AR
N N+1	1 0 0 0 -	J R_a+1	K K	R_a R_b	R_b R_c	R_c R_d	R_d R_a	R_a -	Jump to Address in STKO; Pop Stack	RTS
N N+1	1 0 0 1 -	J R_a+1	K K	R_a J	R_b R_a	R_c R_b	R_d R_c	R_a -	Jump to Address in STKO; Push μPC	
N N+1	1 0 1 X -	J R_a+1	K K	R_a R_a	R_b R_b	R_c R_c	R_d R_d	R_a -	Jump to Address in STKO	Stack Ref (Loop)
N N+1	1 1 0 0 -	J D+1	K K	R_a R_b	R_b R_c	R_c R_d	R_d R_a	D -	Pop Stack; Jump to Address on D	End Loop
N N+1	1 1 0 1 -	J D+1	K K	R_a J	R_b R_a	R_c R_b	R_d R_c	D -	Jump to Address on D; Push μPC	JSR D
N N+1	1 1 1 X -	J D+1	K K	R_a R_a	R_b R_b	R_c R_c	R_d R_d	D -	Jump to Address on D	JMP D

X = Don't care, 0 = LOW, 1 = HIGH, Assume C_n = HIGH
Note: STKO is the location addressed by the stack pointer.