

DG

QUAD MUX



## **Technical Reference**

# **TYPE 4060 ASYNCHRONOUS MULTIPLEXOR**

014 000004-04

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. The 4060 series is supported by software driver package under both RTOS and RDOS.

Ordering No. 014-000004  
©Data General Corporation 1972, 1973  
All Rights Reserved.  
Printed in the United States of America  
Rev. 04, March 1973

## NOTICE

Data General Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured in accordance herewith.

DGC reserves the right to make changes without notice in the specifications and materials contained herein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented, including but not limited to typographical or arithmetic errors, company policy and pricing information. The information contained herein on DGC software is summary in nature. More detailed information on DGC software is available in current released publications.

NOVA, SUPERNOVA and NOVADISC are registered trademarks of Data General Corporation, Southboro, Mass.

ECLIPSE is a trademark of Data General Corporation, Southboro, Mass.

## TABLE OF CONTENTS

### SECTION

0	Introduction
1	Operation and Specification - General
2	RDOS/RTOS Software Handler
3	Physical Level Programming
4	Installation and Cabling
5	Theory of Operation



## SECTION 0

### INTRODUCTION

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. A system is configured from a number of essential and optional subsystems which allow the system characteristics to be adjusted to match the anticipated usage. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. Only asynchronous communication is supported by the multiplexor; the types 4015, 4073, and 4074 communication controllers are available for synchronous or bisynchronous communication. The type 4073 and 4074 can be intermixed with the 4060 series, allowing for one software system responding to a single device code.

The 4060 multiplexor system is unique in that all circuitry required for the multiplexing function is distributed on interface card subsystems each handling four lines. There is no common control circuitry. Each four-line interface card is self-contained; it includes all the circuitry necessary to receive, transmit, and buffer characters for four lines. From 1 to 16 cards serving 4 to 64 lines operate together as a multiplexing system. Such modularity not only minimizes overhead costs for smaller configurations but also localizes most failures to a small group of lines. A single four-line card is a convenient controller for up to four teletypes or higher speed visual display terminals connected locally.

Complete hardware assembly/disassembly and buffering of characters is provided. The software device handler is interrupted only when a new character must be supplied to or accepted from the multiplexor.

The modularity of the 4060 hardware allows, in groups of four lines:

- a) Several distinct communications line speeds in a single system (up to 9600 baud).
- b) Several transmission codes in a single system (5,6,7, and 8 level with 1, 1½, or 2 stop bits).
- c) Easy system expansion from a minimum of four lines to a maximum of 64.
- d) Direct (current loop) connection, modem (data set) interface, or modem control for automatic answer.

- e) Hardware character assembly/disassembly with full character buffering.
- f) Full duplex operation.
- g) Four complete line interfaces on each standard Nova-Line sub-assembly card.

## SECTION 1

### OPERATION AND SPECIFICATION - GENERAL

In communicating with the terminal or data set, the multiplexor hardware performs all character assembly and disassembly into the serial bit streams required. Start and stop bits are inserted on transmission and stripped out on reception. Character buffering is provided on both reception and transmission so that the program has a full character time to respond without losing input data or reducing transmission rate.

The multiplexor system is flexible in line capacity, transmission code, and line speed. It can accommodate from four to 64 full duplex lines, in multiples of four, at speeds including 9600 baud. The transmission code structure (character size and number of stop bits) and line speeds are selectable by the user so that an installation can be reconfigured with minimal hardware change. Requirements for spare parts are minimal.

A number of four-line receiver/transmitter cards appear as if they were a single I/O device connected to the computer under a single device code. On reception, an I/O instruction reads words containing the line number in the left half and a character in the right. At the completion of transmission of a character, an I/O instruction reads a similar word containing the line number indicating that a character has been transmitted; the program responds by outputting a word containing the appropriate line number and new character. Multiplexing occurs since the I/O instruction to read a line number/character word and control information always effects only one line on one of the several cards. The choice of which of several cards is made automatically by the hardware in priority order, lower line numbers having the higher priority.

At the maximum data rate of the multiplexor system (64 lines each operating at 9600 baud) over 60,000 characters are each received and transmitted every second. Such a data rate allows only 8 microseconds for processing each character; this is inadequate except for trivial operations. Most configurations, however, do not require asynchronous communications at rates exceeding 1200 baud as this rate is currently a standard for the higher speed asynchronous modems and display terminals. At this lower rate, a more

generous amount of processing time is available for each character.

Synchronous communications, using the Data General Type 4015 communications controller which operates through the direct memory access data channel, is more common at speeds of 2400 baud and above for which high performance synchronous modems are available.

Four-line cards physically mounted closer to the processor along the I/O bus have a higher priority in obtaining the processor's attention. Thus, in a system with mixed baud rates, the higher speed lines should be assigned to lower line numbers.

MODELS

Each four-line asynchronous receiver/transmitter card is available in several models. The Type 4060 and 4061 each provide interfacing to four 20 milliamper teletypes. Type 4062 and 4063 provide interfacing to four EIA Type lines either for use with local Teletypes Model 37, Bell System 103-type data sets (modems) or equivalent equipped for manual answer or used on a dedicated line, or other terminal devices with the EIA type interface. The transmitter circuitry examines the Clear to Send signal (Circuit CB) and will not begin transmission of a character unless that control signal is true.

The 4060 and 4062 models come equipped with four individual connectors (9-pin for 800/1200/1230, 50-pin paddle board for 1210/1220/820 series processors) for direct connection of terminal devices or for connection to manual answer modems. The 4061 and 4063 models are provided with a connector arrangement which allows use of the 4050 or 4051 junction panel on 800/1200/1230 and 4083 on 1210/1220/820 series which is described more fully in the cabling section.

MODEL		EIA INTERFACE CIRCUITRY	
		INDIVIDUAL CONNECTORS	DISTRIBUTION BOX
800/ 1200/ 1230	Interface Model	4062	4063
	Conn. or Distribution Box Model No.	4-9 Pin Conn.	4051
820 1210 1220	Interface Model	4062	4063
	Conn. or Distribution Box Model No.	50-Pin Paddle Board	4082

MODEL		TTY INTERFACE CIRCUITRY	
		INDIVIDUAL CONNECTORS	DISTRIBUTION BOX
800/ 1200/ 1230	Interface Model	4060	4061
	Conn. or Distribution Box Model No.	4-9 Pin Conn.	4050
820 1210 1220	Interface Model	4060	4061
	Conn. or Distribution Box Model No.	50-Pin Paddle Board	4082

SECTION 2

RTOS/RDOS SOFTWARE DRIVER

In order to provide a 4060 series communication system which requires the minimal amount of user-program involvement, a device handler was programmed and incorporated in both the Real Time Operating System (RTOS), and the Real Time Disc Operating System (RDOS).

Real Time Operating System is a compatible subset of RDOS. In applications not requiring program overlaying or file naming, it is a flexible, modular interface to user programs in either real-time or off-line environments. Multitasking, timer control, and I/O transfers are handled by simple task and system calls to RTOS. Standard Data General peripherals are supported.

Real Time Disc Operating System is a modular, multitask synchronization and communication system. Tasks may exist in the single mode root program or in an overlay. RDOS operates with any Nova-line computer of 12K or larger memory, disc, real time clock, and Teletype.

RDOS is used in both the development and implementation of programs. It includes all the file capabilities normally available on disc operating systems, allowing the user to edit, assemble, execute, debug, compile, load-and-go, save, and delete files. Files are protected using system defined attributes. File directories are maintained on a fixed head disc and disc pack basis, where each disc pack can be removed from the system. Peripherals are treated as files, providing device independence by symbolic name. Files may be in sequential, random (indexed), and contiguous formats.



The I/O facility includes buffered I/O for ease of programming and unbuffered block transfers for real time applications. Error messages generated in real time can be spooled and output off-line. RDOS supports up to eight fixed head discs or magnetic tape drives, and up to four disc pack units, and all standard Data General peripherals.

Provisions are made for the full use of RTOS and RDOS multitasking capability. Under the initial 4060 series handler release, each line on a system must be dedicated to a separate task.

It is assumed that the reader of this document is sufficiently familiar with either/or RTOS-RDOS file structure and user calls. Refer to RTOS Manual 093-000056 and RDOS Manual 093-000075. Only those calls directly associated with the 4060 series handler will be discussed here.

#### FILENAME DEFINITION

In RTOS/RDOS each physical input/output device is referred to by some unique filename. In this case, each multiplexed line of the 4060 series corresponds to a filename of the form

QTY: X

where "X" is the multiplexor line number in the range 0 to 63.

#### OPENING A LINE

Before any reads or writes can occur, a filename or line must be logically connected to a channel number through use of an .OPEN call. The channel number is simply a means by which devices can be referenced in read and write calls without use of a specific file name. This call opens the line for reading or writing. AC0 must contain a byte pointer pointing to the file name. AC1 contains the "characteristic inhibit" mask. For each of the following bits set in the mask, the corresponding characteristic or function is inhibited:

<u>BIT</u>	<u>MNEMONIC*</u>	<u>FUNCTION</u>
10	DCKEY	Echo each input character during a read line.
7	DCPCK	Check for even parity on read line. Generate even parity on write line.
6	DCLAC	Transmit a line feed after each carriage return during a read line or write line.

\*All mnemonics refer to user parameters defined on the RTOS/RDOS user parameter list.

#### EXAMPLE of User OPEN Sequence:

```
LDA 0,NMPTR ;GET BYTE POINTER
LDA 1,MASK ;INHIBIT MASK
.SYSTEM
.OPEN 2 ;2 IS CHANNEL NUMBER
ERROR RETURN
NORMAL RETURN
.
.
.
NMPTR:..+1*2
.TXT*QTY:5* ;FOR LINE 5
MASK: DCPCK ;INHIBIT PARITY CHECKS
```

If the error return were taken, AC2 must be examined for one of the following conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal channel number.
1	ERFNM	Illegal filename.
12	ERDLE	File does not exit.
21	ERUFT	Attempt to use channel already in use.

#### CLOSING A LINE

After use, the line must be closed to release the channel assigned to it.

#### EXAMPLE of Close Sequence:

```
.SYSTEM
.CLOSE 2;Channel 2
ERROR RETURN
NORMAL RETURN
```

If the error return were taken, AC2 must be examined for one of the following conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal channel number.
15	ERFOP	Attempt to reference a channel not in use.

#### READING AND WRITING DATA

##### GENERAL INFORMATION

In a multitask system such as RDOS, it is possible for the user to do simultaneous reading and writing on one or several 4060 lines through use of the standard input/output calls. The following rules must be noted:

- 1) No input/output buffering is done within the 4060 driver programs. The read or write call specifies the buffer area to be used. Any data received before a read call for the line is made will be lost.

- 2) Control is not returned to the calling task until the read or write is completed, that is, all data have been transmitted.
- 3) Simultaneous reads or writes can be achieved through the creation of a task controlling each line. Simultaneous reading and writing on a given line (full duplex operation) is possible and requires the use of two tasks, one for input and another for output. In full duplex operation, the echo return and line feed insertion features must be inhibited.

### READ SEQUENTIAL

Sequential mode transmits data exactly as read from the file. AC0 must contain a byte pointer to the starting byte address of the buffer where the data is to be read. There is no end of file code or timeout, and parity bits are not checked.

EXAMPLE of Read Sequential Sequence:

```
LDA 0,BPTR ;GET BYTE POINTER
LDA 1,COUNT ;DATA COUNT
.SYSTEM
.RDS 2 ;READ CHANNEL 2
ERROR RETURN
NORMAL RETURN
```

If the error return were taken, AC2 must be examined for one of the following possible conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal channel number.
15	ERFOP	Attempt to reference a file not opened.
26	ERMEM	Attempt to use illegal memory address.
47	ERSIM	Simultaneous reads on same line.

### READ A LINE

This command causes an ASCII type line to be read. AC0 contains a byte pointer to the starting byte address of the buffer where the data is to be read.

Reading will terminate normally after transmitting either a carriage return, or a form feed to the user. Reading will terminate abnormally after transmission of 132 (decimal) characters without detecting a carriage return or a form feed, upon detection of a parity error, or upon end-of-file (ASCII Sub-Control Z). In all cases, the byte count read will be returned in AC1. If the read is terminated because of a parity error, the character having incorrect parity will be stored (high order bit zero) as the last character read. All characters received will be passed to the user, including NULL's, line feeds, and deletes.

EXAMPLE of Read Sequence:

```
LDA 0,BPTR
.SYSTEM
.RDL 2 ;READ CHANNEL 2
ERROR RETURN
NORMAL RETURN
.
.
BPTR: .+1*2
BUF: .BLK 66.
```

If the error return were taken, AC2 must be examined for one of the following possible conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal Channel Number.
6	EREOF	End of File.
15	ERFOP	Attempt to reference a file not opened.
22	ERLLI	Line limit (132 characters) exceeded.
24	ERPAR	Parity Error.
26	ERMEM	Attempt to use illegal memory address.
47	ERSIM	Attempt to read a line already reading.

### WRITE A LINE SEQUENCE

AC0 must contain a byte pointer to the starting byte address of the buffer where the data can be found.

Writing will terminate normally upon writing of a null, a carriage return, or a form feed, and abnormally after transmission of 132 (decimal characters) without detection of a carriage return, a null, or a form feed. In all cases, AC1 will contain, upon termination, the number of bytes written from the user area to complete the request.

EXAMPLE of Write a Line Sequence:

```
LDA 0,BPTR ;GET BYTE POINTER
.SYSTEM
.WRL 2 ;WRITE CHANNEL 2
ERROR RETURN
NORMAL RETURN
```

If an error return were taken, AC2 must be interrogated for one of the following possible conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal channel number.
15	ERFOP	File not open.
22	ERLLI	Line limit exceeded.
47	ERSIM	Simultaneous writes on same line.

## WRITE SEQUENTIAL SEQUENCE

This command writes data exactly as it is found in the user area. AC0 must contain a byte pointer to the starting byte address of the buffer where the data can be found.

EXAMPLE of Write Sequential Sequence:

```
LDA 0,BPTR ;GET BYTE POINTER
LDA 1,COUNT ;GET BYTE COUNT
.SYSTEM
.WRS 2 ;WRITE CHANNEL 2
ERROR RETURN
NORMAL RETURN
```

If an error return were taken, AC2 must be interrogated for one of the following possible conditions:

<u>AC2</u>	<u>MNEMONIC</u>	<u>MEANING</u>
0	ERFNO	Illegal channel number.
15	ERFOP	File not open.
47	ERSIM	Simultaneous writes on same line.

## SECTION 3

### PHYSICAL LEVEL PROGRAMMING

A receiver indicator (RI) and a transmit indicator (TI) are associated with each line. The receive indicator is set when a character has been assembled from the serial input stream; it is cleared under program control. The transmit indicator is set whenever the line unit circuitry has accepted a character for transmission and is ready to accept another. I/O reset clears all transmit and receive indicators. Since the transmitter circuitry includes double buffering, the transmit indicator is set almost immediately after accepting the first character following a long idle period. At maximum transmission rate, the transmit indicator is set once per character time; it is cleared under program control.

The four line receiver/transmitter cards contain conventional DONE flags for interface to a Nova-line I/O bus. These are logically ORed together to get a system DONE (QTY DONE). To the programmer, QTY DONE appears set if any input lines have completely assembled characters ready for reading by the processor (some RI=1) or if any output lines have transmitted characters and can accept new characters (some TI=1).

The DIAC instruction, which reads input characters and line control information also clears the receiver indicator of the line just read. Upon issuance of DIAC AC QTY, QTY DONE will be cleared if there are no other lines with data to be read and if all transmit indicators (for all lines) are 0. If there are additional lines to be read or character completions which need be handled, QTY DONE will remain set.

The DOA AC, QTY instruction, which supplies a character for output on a selected line, also clears the transmit indicator for that line. If no new character is to be outputted, the DOB AC, QTY instruction may be used to clear the transmit indicator without sending a new character. While DOA or DOB clears the transmit indicator for a line, they will clear QTY DONE only if there are no other lines on which transmission has completed and if no receivers have assembled characters for the processor to read. The S-pulse is not microcoded as a part of an instruction.

The QTY BUSY flag is set whenever output is occurring on any of the lines. It clears when all characters on all lines awaiting transmission have been sent.

### IO INSTRUCTIONS

DIAC AC, QTY reads the following word:

0	1	2	7	8	15
R	T		line		Character
I	I				

RI - Receive indicator -- a character has been assembled and appears in bits 8-15, right justified.

TI - Transmit indicator -- a character previously sent to the transmitter has been accepted for transmission and a new character may be sent.

line - The line number to which the indicators apply.

character - The character just received on the indicated line if RI is set; undefined if RI is not set.

DOA AC, QTY assumes the following word in an accumulator:

0	1	2	7	8	15
			line		character

line - The line number on which the character is to be transmitted and for which the transmit indicator is to be cleared. Bits 0 and 1 are ignored.

character - The character to be transmitted; right justified in the byte if less than 8 bits.

DOB AC, QTY assumes the following word in an accumulator:

0	1	2	7	8	15
			line		

line - The line number (0,1,2 or 3 for a single card system) for which the transmit indicator is to be cleared. Bits 0,1, and 8 through 15 are ignored.

SECTION 4

INSTALLATION AND CABLING

DIA AC, MDM senses the state of the Ring Indicator signal from 16 lines. AC bit 0 in the logical zero state indicates that line 0 is ringing; AC bit 15 in the logical zero state indicates that line 15 is ringing, etc.

DIB AC, MDM senses the state of the Data Set Ready signal from 16 lines. A logical one indicates that the data set is ready.

DOA AC, MDM controls the state of the Data Terminal Ready signal to each of 16 lines. A logical zero in any bit makes the corresponding line ready.

MODEM CONTROL

In order to use a four-line receiver/transmitter card with Bell System 103 Type data sets (modems) or equivalent equipped for automatic answer, additional modem control circuitry is required. This circuitry is not required on lines with manual answer or for dedicated (leased) lines. The control may be provided using the type 4026 interface subassembly with one type 4027 interface for each group of four lines controlled. The 4027 interface provides control of the Data Terminal Ready (Circuit CD) and permits detection of the Ring Indicator (Circuit CE) and Data Set Ready (Circuit CC). Note that the Clear to Send signal and the Carrier Detector signal (Circuit CF) carry identical signals in normal 103 type modem operation; these are examined by the 4062 or 4063 transmitter circuitry. A maximum of four 4027 interfaces can be supplied with each 4026 interface subassembly, which is sufficient to service 16 lines. The required hardware configuration for automatic answer includes: 1) a 4063 multiplexor and a 4027 interface for each group of four or fewer lines and 2) a 4051 junction panel, two 4052A cable assemblies, and a 4026 interface subassembly for each group of 16 lines or less. The purchase order must note that the 4026 is for use as modem control with a 4063 multiplexor system.

In order to use the four-line receiver/transmitter card with Bell System 202 Type data sets (modems) or equivalent equipped for automatic answer on a two wire (half duplex) line or in a multipoint network, control circuitry in addition to that described above is required. A second type 4027 interface is required for each group of four lines so configured. Control is provided for Request to Send and detection facility is provided for Data Carrier and Clear to Send.

CODE SELECTION

A number of transmission codes can be accommodated. Jumpers on the card are used to select line speed, level (number of data bits), and either 1, 1½, or 2 units of stop code. All models are shipped configured for 11 unit, 8 level code at 110 baud; they must be customized by the user for his particular needs. 1½ unit stop code operation is available only with 5 level code (Baudot).

The user can alter the jumper pattern to suit his needs. Select code structure level and units as follows:

Level	Units	Example	Jumpers Installed	
			Level	Stop
5	7½	TTY 28		W17,W28
6	8		W13	W17,W29
	9		W13	W17,W18,W29
7	9	IBM 2741	W12	W16,W18,W29
	10		W12	W15,W16,W18,W29
8	10	TTY 37	W12,W13	W15,W16,W19,W29
	11	TTY 33 or 35	W12,W13	W14,W15,W16,W19, W29

Jumpers on the card also determine the four most significant line number address bits. In a system with multiple cards, the card physically mounted closest to the processor card must contain line number group 0 to 3. Line numbers increase as cards are installed further along the I/O bus. Cards are supplied to respond as group 0-3 when ordered individually; when supplied in a system, they are assigned to sequential groups.

Group	Jumpers Installed
0-3	W20,W21,W22,W23
4-7	W20,W21,W22
8-11	W21,W22,W23
12-15	W21,W22
16-19	W20,W21,W23
20-23	W20,W21
24-27	W21,W23
28-31	W21
32-35	W20,W22,W23
36-39	W20,W22
40-43	W22,W23
44-47	W22
48-51	W20,W23
52-55	W20
56-59	W23
60-63	(None)

The line speed is derived from a precision 76.8KC oscillator by the choice of jumpers in a frequency divider chain. Accuracy of the derived frequency is better than .6 of 1%. For frequencies other than those listed above or for more precise control of the frequency, order clock option 4064 and specify the desired baud rate. The crystal frequency will be chosen to be 128 times the baud rate.

<u>Baud Rate</u>	<u>Jumpers Installed</u>
75	W1,W2,W3,W4,W6,W7,W8
110	W2,W3,W6,W8
134.5	W2,W3,W6
150	W1,W2,W3,W4,W7,W8
300	W1,W2,W3,W4,W8
600	W1,W2,W3,W4
1200	W2,W3,W4
2400	W3,W4
4800	W4
9600	(None)
4064	W1,W2,W3,W4 (Clock Option)

In order to establish a priority order among the several cards in a system, wiring like the INTP wiring on the back panel is required. Connect pin A91 of each four-line card to pin A92 of the next successive four-line card and along the bus.

The installation and cabling scheme is considerably different between the 800/1200 and 1210/1220/820 processor, and therefore will be separated in this document.

#### 800/1200 PROCESSORS

For systems containing only a single card (four lines), individual 9-pin connectors are usually provided on the back of the computer chassis. (See Figure 1). Order Model 4060 or 4062.

A Type 4050 or 4051 junction panel is normally used to interconnect the individual cables from a number of teletypes or data sets (modems) to the multiplexor. Requiring 1-3/4 inches of rack space, the panel contains 16 connectors (4050: 9-pin connectors for Teletype; 4051: 19-pin connectors for data sets (modems)) for attaching the devices and 1 or 2 connectors for connection to the multiplexor and optional automatic answer facility (using 4052 cables). Order Model 4061 or 4063.

In mixed systems (eg; 8 data sets and 4 local Teletypes), the data set (modem) version of the junction panel must be ordered, together with adapter cables which convert the 19-pin connectors to 9 pins for the teletypes. Refer to Example 1 for a sample configuration.

#### 1210/1220/820

For systems requiring up to 16 lines on a 4 slot processor, and up to 32 lines on a 10 slot, the connectors are usually locatable directly on the processor using 1 or 2 4083 16-line connector assemblies. The 4063 EIA and/or 4061 TTY interfaces are used for this configuration. Refer to Example 2 for a sample configuration.

For configurations requiring more connections than allowed according to the above rules or systems where the customer wants a remote connection panel, 50-pin paddle boards

are provided. Each of these 50-pin connectors have connections for all of the data leads associated with 1-4060 or 4062 board. Refer to Example 3 for a sample configuration.

#### MAINTENANCE

A combined diagnostic and reliability test program (tape 095-000073, listing 096-000040) is available for maintenance of a 4060 system. The reliability portion of the test is run to insure satisfactory overall system operation; the diagnostic test is run to localize failures on a board to the failing circuitry. Test plugs are normally used to replace the terminals while tests are run. If the system includes data sets, these often provide a loop-back test mode which performs the same function as the test plug.

#### EXAMPLE 1:

For 1200/800 type processors. See Figure 2 for diagram of this example.

A typical Nova 1200 computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local teletypes.

#### REQUIRED:

- 1 - 1200/800/1230 Type Nova Line computer plus core memory.
- 1 - 4061 four-line asynchronous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 - 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface.
- 1 - 4026 Interface subassembly
- 3 - 4027 EIA type interfaces
- 1 - 4051 Data set junction panel
- 2 - 4052A Cable for connecting one 4026 and the 4063-4061 combination to the 4051
- 4 - 1020A Connector adapters


#### OPTIONAL:

- 12 - 1018A Interconnect cable for 4051 to 103 data set (modem)
- 4 - 4010A or 4010E 33 ASR Teletypes
- 4 - 1019A Extension cables for use with 4010.

FIGURE 1

TYPICAL 4 LINE CONFIGURATION

COMPUTER CONNECTOR  
PANEL




CONNECTORS

FIGURE 2

TYPICAL 16 LINE 4060 SYSTEM  
(As given in configuration example #1)

COMPUTER CONNECTOR  
PANEL



EXAMPLE 2

For 1210,1220,820 processors using 4083 connector panel. (See Figure 4)

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.

REQUIRED:

- 1 - Any Nova-line computer plus core memory,
- 1 - 4061 four-line asynchronous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 - 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface.
- 1 - 4026 Interface subassembly
- 3 - 4027 EIA type interfaces
- 1 - 4083 Connector panel ordered as:

#4083 - 16-LINE CONNECTOR

<u>Line #</u>	<u>Description</u>
0	1st 4061 - TTY Interface
1	1st 4061 - TTY Interface
2	1st 4061 - TTY Interface
3	1st 4061 - TTY Interface
4	1st 4063/4026 EIA w/Modem Control Interface
5	1st 4063/4026 EIA w/Modem Control Interface
6	1st 4063/4026 EIA w/Modem Control Interface
7	1st 4063/4026 EIA w/Modem Control Interface
8	2nd 4063/4026 EIA w/Modem Control Interface
9	2nd 4063/4026 EIA w/Modem Control Interface
10	2nd 4063/4026 EIA w/Modem Control Interface
11	2nd 4063/4026 EIA w/Modem Control Interface
12	3rd 4063/4026 EIA w/Modem Control Interface
13	3rd 4063/4026 EIA w/Modem Control Interface
14	3rd 4063/4026 EIA w/Modem Control Interface
15	3rd 4063/4026 EIA w/Modem Control Interface

OPTIONAL:

- 12 - 1049-C Interconnecting cables from 4083 to Modem
- 4 - 1019-C Extension cables for use with 4010
- 4 - 4010A or 4010E 33 ASR Teletypes

EXAMPLE 3

For 1210,1220,820 processors using 50-pin paddle board connectors.

CONFIGURATION EXAMPLE

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.\* No external cable is available from Data General to interface an Auto Answer Modem to 50-pin paddle boards. No internal cross wiring is done between the 4063's and the 4026/27 Modem Control. See Figure 3 for graphic presentation of this example.

REQUIRED:

- 1 - Any Nova-line computer plus core memory
- 1 - 4061 four-line asynchronous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 - 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface
- 1 - 4026 Interface subassembly
- 3 - 4027 EIA type interfaces


OPTIONAL:

- 4 - 1019B Extension cables for use with 4010
- 4 - 4010A or 4010E 33ASR Teletypes

\* (See Figure 4)

FIGURE 3

Typical 16 line system for 1210,1220, 820 system processors -- As given in Example 3.



ITEM	DESCRIPTION
1	P4 BACKPANEL SLOT 9
2	P5 PAPER TAPE READER OPTION 4011B
3	P6 EIA OPTION 4023
4	P7 PAPER TAPE PUNCH OPTION 4012A
5	4083 CONNECTOR ASSEMBLY OPTION
6	13 PIN(S) CONNECTOR
7	P2 TELETYPEWRITER INTERFACE CONNECTOR
8	50 PIN PADDLE BOARD




Figure 4 Sketch of the Nova 1220 & 820 Cabling Scheme. The 1210 Cabling is similar, except it has half the capacity for connectors. Note that the 4083 Connector Panel is physically attached to the Processor.



SECTION 5

THEORY OF OPERATION

Each four-line card contains five major sections including:

- a) Interface to computer I/O system.
- b) Interface circuitry (either 20 ma. loop or EIA) to match the TTL logic circuitry to the communications lines.
- c) Clock oscillator and divider chain.
- d) Four buffered serial to parallel receivers.
- e) Four buffered parallel to serial transmitters.

The computer I/O interface circuitry performs few functions beyond decoding I/O instructions so that one of the receivers or transmitters on the card can respond appropriately. It provides priority chain logic which functions much like INTP IN/OUT so that only one card responds to I/O instructions at any time. The clock circuitry is a straightforward oscillator and divider which provides a clock signal at eight times the baud rate.

The transmitter circuitry comprises a parallel buffer register and a shift register. When the buffer empties, a program interrupt is generated and a character is requested from the processor. When a character is outputted, it is first loaded into and held in the parallel register. At any integral number of bit times after the last stop bit of the previous character has begun, the serial register is available for loading from the parallel holding register. When loaded, a starting space is put on the line and the shift register is enabled to shift every bit time thereafter.

The end of a character is detected by examining the code pattern which was shifted into the transmitter as the character bits were outputted.

Operation of the receiver is the reverse of the transmitter. A serial bit stream is assembled in a shift register and then, fully assembled, it is loaded into a parallel holding register which, in turn, interfaces to the programmed I/O facility. The only complex part of the operation centers around synchronization of the receiver to the incoming bit stream. The line is examined for a space which, when detected, enables a divide-by-eight circuit. Should the line immediately return to the marking state, the space is ignored as extraneous noise. Should the line remain spacing for 1/2 bit time, the divide-by-eight circuitry produces a clock signal in the center of each bit interval.

TABLE 1

Wiring to connect four or fewer TTY lines to 9-pin Cannon connectors on 1200/800/1230 type processors:

<u>FROM</u>	<u>SIGNAL NAME</u>	<u>BACK PANEL</u>
1	+5	3,4,97,98
2	Reader Run/GND	1,2,99,100
3	Received Data	A87,A88,A89,A90*
4	Ground	1,2,99,100
5	(Not Used)	
6	Ground	1,2,99,100
7	Transmitted Data	A85,A86,A83,A84*
8	(Not Used)	
9	Ground	1,2,99,100

\*Sockets 0-3 respectively.

TABLE 2

Wiring to connect four or fewer EIA dedicated lines to 19-pin Cannon connectors on 1200/800/1230 type processors.

<u>FROM</u>	<u>SIGNAL NAME</u>	<u>BACK PANEL</u>
1	Ground	1,2,99,100
2	TX Data	A85,A86,A83,A84*
3	RC Data	A87,A88,A89,A90*
5	Clr. To Snd.	A75,A77,A76,A78*

\*Sockets 0-3 respectively.

TABLE 3

Wiring to connect 4061 TTY lines to 13-pin connector on 4083.

<u>FROM</u>	<u>SIGNAL NAME</u>	<u>BACK PANEL</u>
1	Data Out	A85,A86,A83,A84*
2	Ground	99
4	RDR/RN (6 round)	1,2,99,100
8	+5	3,4,97,98
9	Ground	99
11	Rec. Data	A87,A88,A89,A90*
12	Ground	99

\*Sockets 0-3 respectively.

TABLE 4

Wiring to connect 4063 EIA to 13-pin connectors on 4083. Table is shown with 402 4026/4027 modem control option. If option is not included, pin 5 of each 13-pin connector is strapped to processor +5.

FROM 4083	NAME OF SIGNAL	TO BACK PANEL	FROM 4083	NAME OF SIGNAL	TO BACK PANEL
	GND	A99		GND	
C1-2	Transmitted Data 0	A85 1st 4060 Slot	C1-6	Clear to Send 0	A75 1st 4060 Slot
C2-2	Transmitted Data 1	A86 1st 4060 Slot	C2-6	Clear to Send 1	A77 1st 4060 Slot
C3-2	Transmitted Data 2	A83 1st 4060 Slot	C3-6	Clear to Send 2	A76 1st 4060 Slot
C4-2	Transmitted Data 3	A84 1st 4060 Slot	C4-6	Clear to Send 3	A78 1st 4060 Slot
C5-2	Transmitted Data 4	A85 2nd 4060 Slot	C5-6	Clear to Send 4	A75 2nd 4060 Slot
C6-2	Transmitted Data 5	A86 2nd 4060 Slot	C6-6	Clear to Send 5	A77 2nd 4060 Slot
C7-2	Transmitted Data 6	A83 2nd 4060 Slot	C7-6	Clear to Send 6	A76 2nd 4060 Slot
C8-2	Transmitted Data 7	A84 2nd 4060 Slot	C8-6	Clear to Send 7	A78 2nd 4060 Slot
C9-2	Transmitted Data 8	A85 3rd 4060 Slot	C9-6	Clear to Send 8	A75 3rd 4060 Slot
C10-2	Transmitted Data 9	A86 3rd 4060 Slot	C10-6	Clear to Send 9	A77 3rd 4060 Slot
C11-2	Transmitted Data 10	A83 3rd 4060 Slot	C11-6	Clear to Send 10	A76 3rd 4060 Slot
C12-2	Transmitted Data 11	A84 3rd 4060 Slot	C12-6	Clear to Send 11	A78 3rd 4060 Slot
C13-2	Transmitted Data 12	A85 4th 4060 Slot	C13-6	Clear to Send 12	A75 4th 4060 Slot
C14-2	Transmitted Data 13	A86 4th 4060 Slot	C14-6	Clear to Send 13	A77 4th 4060 Slot
C15-2	Transmitted Data 14	A83 4th 4060 Slot	C15-6	Clear to Send 14	A76 4th 4060 Slot
C16-2	Transmitted Data 15	A84 4th 4060 Slot	C16-6	Clear to Send 15	A78 4th 4060 Slot
C1-11	Received Data 0	A87 1st 4060 Slot	C1-5	Data Terminal Ready 0	B54 4026 Slot
C2-11	Received Data 1	A88 1st 4060 Slot	C2-5	Data Terminal Ready 1	B51 4026 Slot
C3-11	Received Data 2	A89 1st 4060 Slot	C3-5	Data Terminal Ready 2	B49 4026 Slot
C4-11	Received Data 3	A90 1st 4060 Slot	C4-5	Data Terminal Ready 3	B48 4026 Slot
C5-11	Received Data 4	A87 2nd 4060 Slot	C5-5	Data Terminal Ready 4	B19 4026 Slot
C6-11	Received Data 5	A88 2nd 4060 Slot	C6-5	Data Terminal Ready 5	B15 4026 Slot
C7-11	Received Data 6	A89 2nd 4060 Slot	C7-5	Data Terminal Ready 6	B13 4026 Slot
C8-11	Received Data 7	A90 2nd 4060 Slot	C8-5	Data Terminal Ready 7	B11 4026 Slot
C9-11	Received Data 8	A87 3rd 4060 Slot	C9-5	Data Terminal Ready 8	B6 4026 Slot
C10-11	Received Data 9	A88 3rd 4060 Slot	C10-5	Data Terminal Ready 9	A92 4026 Slot
C11-11	Received Data 10	A89 3rd 4060 Slot	C11-5	Data Terminal Ready 10	A91 4026 Slot
C12-11	Received Data 11	A90 3rd 4060 Slot	C12-5	Data Terminal Ready 11	A90 4026 Slot
C13-11	Received Data 12	A87 4th 4060 Slot	C13-5	Data Terminal Ready 12	A59 4026 Slot
C14-11	Received Data 13	A88 4th 4060 Slot	C14-5	Data Terminal Ready 13	A57 4026 Slot
C15-11	Received Data 14	A89 4th 4060 Slot	C15-5	Data Terminal Ready 14	A49 4026 Slot
C16-11	Received Data 15	A90 4th 4060 Slot	C16-5	Data Terminal Ready 15	A47 4026 Slot
C1-3	Ring Indicator 0	B69 4026 Slot	C1-7	Data Set Ready 0	B27 4026 Slot
C2-3	Ring Indicator 1	B67 4026 Slot	C2-7	Data Set Ready 1	B34 4026 Slot
C3-3	Ring Indicator 2	B53 4026 Slot	C3-7	Data Set Ready 2	B31 4026 Slot
C4-3	Ring Indicator 3	B52 4026 Slot	C4-7	Data Set Ready 3	B36 4026 Slot
C5-3	Ring Indicator 4	B40 4026 Slot	C5-7	Data Set Ready 4	A85 4026 Slot
C6-3	Ring Indicator 5	B38 4026 Slot	C6-7	Data Set Ready 5	A84 4026 Slot
C7-3	Ring Indicator 6	B25 4026 Slot	C7-7	Data Set Ready 6	A81 4026 Slot
C8-3	Ring Indicator 7	B23 4026 Slot	C8-7	Data Set Ready 7	A83 4026 Slot
C9-3	Ring Indicator 8	A89 4026 Slot	C9-7	Data Set Ready 8	A78 4026 Slot
C10-3	Ring Indicator 9	A88 4026 Slot	C10-7	Data Set Ready 9	A79 4026 Slot
C11-3	Ring Indicator 10	A87 4026 Slot	C11-7	Data Set Ready 10	A76 4026 Slot
C12-3	Ring Indicator 11	A86 4026 Slot	C12-7	Data Set Ready 11	A77 4026 Slot
C13-3	Ring Indicator 12	A75 4026 Slot	C13-7	Data Set Ready 12	A73 4026 Slot
C14-3	Ring Indicator 13	A65 4026 Slot	C14-7	Data Set Ready 13	A71 4026 Slot
C15-3	Ring Indicator 14	A63 4026 Slot	C15-7	Data Set Ready 14	A67 4026 Slot
C16-3	Ring Indicator 15	A61 4026 Slot	C16-7	Data Set Ready 15	A69 4026 Slot
			C1,16,7	GND	
				GND	
			C1-16, Pin 12&8	+5V	

TABLE 5

Wiring to connect TTY interface to 4050 junction box with 4052A cables, on 1200/800/1230 type processors.

TABLE 6


Wiring to connect 4063's and 4026/27 to 4051 junction box for 1200/800/1230 type processors.

For connector 16 of 4051:

FROM	NAME OF SIGNAL	TO BACK PANEL	FROM	NAME OF SIGNAL	TO BACK PANEL
1	GND	A99	1	GND	A99
2	Recvd Data 0	A87 Slot N	2	Recvd Data 0	A87 1st 4060 Slt.
3	Recvd Data 1	A88 Slot N	3	Recvd Data 1	A88 1st 4060 Slt.
4	Recvd Data 2	A89 Slot N	4	Recvd Data 2	A89 1st 4060 Slt.
5	Recvd Data 3	A90 Slot N	5	Recvd Data 3	A90 1st 4060 Slt.
6	Recvd Data 4	A87 Slot N+1	6	Recvd Data 4	A87 2nd 4060 Slt.
7	Recvd Data 5	A88 Slot N+1	7	Recvd Data 5	A88 2nd 4060 Slt.
8	Recvd Data 6	A89 Slot N+1	8	Recvd Data 6	A89 2nd 4060 Slt.
9	Recvd Data 7	A90 Slot N+1	9	Recvd Data 7	A90 2nd 4060 Slt.
10	Recvd Data 8	A87 Slot N+2	10	Recvd Data 8	A87 3rd 4060 Slt.
11	Recvd Data 9	A88 Slot N+2	11	Recvd Data 9	A88 3rd 4060 Slt.
12	Recvd Data 10	A89 Slot N+2	12	Recvd Data 10	A89 3rd 4060 Slt.
13	Recvd Data 11	A90 Slot N+2	13	Recvd Data 11	A90 3rd 4060 Slt.
14	Recvd Data 12	A87 Slot N+3	14	Recvd Data 12	A87 4th 4060 Slt.
15	Recvd Data 13	A88 Slot N+3	15	Recvd Data 13	A88 4th 4060 Slt.
16	Recvd Data 14	A89 Slot N+3	16	Recvd Data 14	A89 4th 4060 Slt.
17	Recvd Data 15	A90 Slot N+3	17	Recvd Data 15	A90 4th 4060 Slt.
18	Trans.Data 0	A85 Slot N	18	Trans.Data 0	A85 1st 4060 Slt.
19	Trans.Data 1	A86 Slot N	19	Trans.Data 1	A86 1st 4060 Slt.
20	Trans.Data 2	A83 Slot N	20	Trans.Data 2	A83 1st 4060 Slt.
21	Trans.Data 3	A84 Slot N	21	Trans.Data 3	A84 1st 4060 Slt.
22	Trans.Data 4	A85 Slot N+1	22	Trans.Data 4	A85 2nd 4060 Slt.
23	Trans.Data 5	A86 Slot N+1	23	Trans.Data 5	A86 2nd 4060 Slt.
24	Trans.Data 6	A83 Slot N+1	24	Trans.Data 6	A83 2nd 4060 Slt.
25	Trans.Data 7	A84 Slot N+1	25	Trans.Data 7	A84 2nd 4060 Slt.
26	Trans.Data 8	A85 Slot N+2	26	Trans.Data 8	A85 3rd 4060 Slt.
27	Trans.Data 9	A86 Slot N+2	27	Trans.Data 9	A86 3rd 4060 Slt.
28	Trans.Data 10	A83 Slot N+2	28	Trans.Data 10	A83 3rd 4060 Slt.
29	Trans.Data 11	A84 Slot N+2	29	Trans.Data 11	A84 3rd 4060 Slt.
30	Trans.Data 12	A85 Slot N+3	30	Trans.Data 12	A85 4th 4060 Slt.
31	Trans.Data 13	A86 Slot N+3	31	Trans.Data 13	A86 4th 4060 Slt.
32	Trans.Data 14	A83 Slot N+3	32	Trans.Data 14	A83 4th 4060 Slt.
33	Trans.Data 15	A84 Slot N+3	33	Trans.Data 15	A84 4th 4060 Slt.
50	GND	99	34	Ring Ind. 0	B69 4026 Slt.
51	GND	100	35	Ring Ind. 1	B67 4026 Slt.
52	+5V	97	36	Ring Ind. 2	B53 4026 Slt.
			37	Ring Ind. 3	B52 4026 Slt.
			38	Ring Ind. 4	B40 4026 Slt.
			39	Ring Ind. 5	B38 4026 Slt.
			40	Ring Ind. 6	B25 4026 Slt.
			41	Ring Ind. 7	B23 4026 Slt.
			42	Ring Ind. 8	A89 4026 Slt.
			43	Ring Ind. 9	A88 4026 Slt.
			44	Ring Ind. 10	A87 4026 Slt.
			45	Ring Ind. 11	A86 4026 Slt.
			46	Ring Ind. 12	A75 4026 Slt.
			47	Ring Ind. 13	A65 4026 Slt.
			48	Ring Ind. 14	A63 4026 Slt.
			49	Ring Ind. 15	A61 4026 Slt.
			50	GND	
			51	GND	
			52	+5V	

For connector 17 of 4051:

<u>FROM</u>	<u>NAME OF SIGNAL</u>	<u>TO BACK PANEL</u>
1	GND	
2	Clr. to Send 0	A75 1st 4060 slt.
3	Clr. to Send 1	A77 1st 4060 slt.
4	Clr. to Send 2	A76 1st 4060 slt.
5	Clr. to Send 3	A78 1st 4060 slt.
6	Clr. to Send 4	A75 2nd 4060 slt.
7	Clr. to Send 5	A77 2nd 4060 slt.
8	Clr. to Send 6	A76 2nd 4060 slt.
9	Clr. to Send 7	A78 2nd 4060 slt.
10	Clr. to Send 8	A75 3rd 4060 slt.
11	Clr. to Send 9	A77 3rd 4060 slt.
12	Clr. to Send 10	A76 3rd 4060 slt.
13	Clr. to Send 11	A78 3rd 4060 slt.
14	Clr. to Send 12	A75 4th 4060 slt.
15	Clr. to Send 13	A77 4th 4060 slt.
16	Clr. to Send 14	A76 4th 4060 slt.
17	Clr. to Send 15	A78 4th 4060 slt.
18	Data Term. Rdy. 0	B54 4026 slot
19	Data Term. Rdy. 1	B51 4026 slot
20	Data Term. Rdy. 2	B49 4026 slot
21	Data Term. Rdy. 3	B48 4026 slot
23	Data Term. Rdy. 4	B19 4026 slot
24	Data Term. Rdy. 5	B15 4026 slot
25	Data Term. Rdy. 6	B13 4026 slot
26	Data Term. Rdy. 7	B11 4026 slot
27	Data Term. Rdy. 8	B6 4026 slot
28	Data Term. Rdy. 9	A92 4026 slot
29	Data Term. Rdy. 10	A91 4026 slot
30	Data Term. Rdy. 11	A90 4026 slot
31	Data Term. Rdy. 12	A59 4026 slot
32	Data Term. Rdy. 13	A57 4026 slot
33	Data Term. Rdy. 14	A49 4026 slot
34	Data Term. Rdy. 15	A47 4026 slot
35	Data Set Rdy. 0	B27 4026 slot
36	Data Set Rdy. 1	B34 4026 slot
37	Data Set Rdy. 2	B31 4026 slot
38	Data Set Rdy. 3	B36 4026 slot
39	Data Set Rdy. 4	A85 4026 slot
40	Data Set Rdy. 5	A84 4026 slot
41	Data Set Rdy. 6	A81 4026 slot
42	Data Set Rdy. 7	A83 4026 slot
43	Data Set Rdy. 8	A78 4026 slot
44	Data Set Rdy. 9	A79 4026 slot
45	Data Set Rdy. 10	A76 4026 slot
46	Data Set Rdy. 11	A77 4026 slot
47	Data Set Rdy. 12	A73 4026 slot
48	Data Set Rdy. 13	A71 4026 slot
49	Data Set Rdy. 14	A67 4026 slot
50	Data Set Rdy. 15	A69 4026 slot
51	GND	
52	GND	
	+5V	



OG-00349

NOTE V -- 4083 is a cable distribution assembly located directly on back plane of computer. When ordering 4083, letter codes must be specified, which indicate configuration. (See ordering information.)

NOTE W -- This is a 19 pin EIA to 9 pin TTY adapter cable for use with 4051 function box.

NOTE X -- Order from Custom Products one special function box (replaces 4051). Specify auto answer and half duplex operation.

NOTE Y -- 4026 is control and housing for 4027 line controllers.

NOTE Z -- 4052 cable connector controller to function box





















**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000171	REV 03
TITLE 4063/4026 Internal Cable For Nova 800/1200			

ORIGINATOR: L. SELIGMAN	DATE 3/17/72	MODEL NO. (4063)
ENG:	CHECKED BY:	APP BY:

NEXT ASSY	CODE 005	DWG NO. 001669	REV
SCHEMATIC REF NO.			

REV NO.	ECO NO.	APP BY	DATE	PAGE NO'S
01	1083	<i>[Signature]</i>	7/72	1 & 2
02	3301	<i>[Signature]</i>	3/75	2
03	3300A	<i>[Signature]</i>	7/75	1

AWG USED UNLESS OTHERWISE SPEC
NOTES
Use cannon 52 pin female Cable 1 of 2
Replaces cable normally supplied with 4026

ITEM NO.	FROM	SIGNAL NAME	TO	COLOR	LENGTH	AWG
1	1	GND	Any Pin 1	Black	20"	
2	2	Clear to Send 0	A75 1st 4063 Slot	White	20"	
3	3	Clear to Send 1	A77 1st 4063 Slot	White	20"	
4	4	Clear to Send 2	A76 1st 4063 Slot	White	20"	
5	5	Clear to Send 3	A78 1st 4063 Slot	White	20"	
6	6	Clear to Send 4	A75 2nd 4063 Slot	White	20"	
7	7	Clear to Send 5	A77 2nd 4063 Slot	White	20"	
8	8	Clear to Send 6	A76 2nd 4063 Slot	White	20"	
9	9	Clear to Send 7	A78 2nd 4063 Slot	White	20"	
10	10	Clear to Send 8	A75 3rd 4063 Slot	White	20"	
11	11	Clear to Send 9	A77 3rd 4063 Slot	White	20"	
12	12	Clear to Send 10	A76 3rd 4063 Slot	White	20"	
13	13	Clear to Send 11	A78 3rd 4063 Slot	White	20"	
14	14	Clear to Send 12	A75 4th 4063 Slot	White	20"	

**DATA GENERAL CORPORATION**  
SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000171	REV 03
TITLE 4063 Internal Cable			

ITEMS NO.	FROM	SIGNAL NAME	TO	COLOR	LENGTH	AWG
15	15	Clear to Send 13	A77 4th 4063 slot	White	20"	
16	16	Clear to Send 14	A76 4th 4063 slot	White	20"	
17	17	Clear to Send 15	A78 4th 4063 slot	White	20"	
18	18	Data Term Rdy 0	B54 4026 slot	White	20"	
19	19	Data Term Rdy 1	B51 4026 slot	White	20"	
20	20	Data Term Rdy 2	B49 4026 slot	White	20"	
21	21	Data Term Rdy 3	B48 4026 slot	White	20"	
22	22	Data Term Rdy 4	B19 4026 slot	White	20"	
23	23	Data Term Rdy 5	B15 4026 slot	White	20"	
24	24	Data Term Rdy 6	B13 4026 slot	White	20"	
25	25	Data Term Rdy 7	B11 4026 slot	White	20"	
26	26	Data Term Rdy 8	B6 4026 slot	White	20"	
27	27	Data Term Rdy 9	A92 4026 slot	White	20"	
28	28	Data Term Rdy 10	A91 4026 slot	White	20"	
29	29	Data Term Rdy 11	A90 4026 slot	White	20"	
30	30	Data Term Rdy 12	A59 4026 slot	White	20"	
31	31	Data Term Rdy 13	A57 4026 slot	White	20"	
32	32	Data Term Rdy 14	A40 4026 slot	White	20"	
33	33	Data Term Rdy 15	A47 4026 slot	White	20"	
34	34	Data Set Rdy 0	B27 4026 slot	White	20"	
35	35	Data Set Rdy 1	B34 4026 slot	White	20"	
36	36	Data Set Rdy 2	B31 4026 slot	White	20"	
37	37	Data Set Rdy 3	B36 4026 slot	White	20"	
38	38	Data Set Rdy 4	A85 4026 slot	White	20"	
39	39	Data Set Rdy 5	A84 4026 slot	White	20"	
40	40	Data Set Rdy 6	A81 4026 slot	White	20"	
41	41	Data Set Rdy 7	A83 4026 slot	White	20"	
2	42	Data Set Rdy 8	A78 4026 slot	White	20"	
43	43	Data Set Rdy 9	A79 4026 slot	White	20"	
44	44	Data Set Rdy 10	A76 4026 slot	White	20"	
45	45	Data Set Rdy 11	A77 4026 slot	White	20"	
		Data Set Rdy 12	A73 4026 slot	White	20"	





**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000188	REV 02
-----------	-------------	-------------------	-----------

TITLE 4063/4026 Internal  
Cable for Nova 800/1200

ORIGINATOR: L. SELIGMAN	DATE	MODEL NO.
-------------------------	------	-----------

NEXT ASSY	CODE 005	DWG NO. 001671	REV
-----------	-------------	-------------------	-----

ENG:	CHECKED BY:	APP BY:
------	-------------	---------

SCHEMATIC REF NO.

REV NO.	ECO NO.	APP BY	DATE	PAGE NO'S
01	1059	L. Selig.	7/72	1 & 2
02	3300A	<i>[Signature]</i>	7/75	1

AWG USED UNLESS OTHERWISE SPEC

NOTES

Use Cannon 52 pin female  
Cable 2 of 2

ITEM NO.	FROM	SIGNAL NAME	TO	COLOR	LENGTH	AWG
1	1	GND	ANY PIN 1	Black	20"	
2	2	Rec'd Data 0	A87 1st 4063 Slot	White	20"	
3	3	Rec'd Data 1	A88 1st 4063 Slot	White	20"	
4	4	Rec'd Data 2	A89 1st 4063 Slot	White	20"	
5	5	Rec'd Data 3	A90 1st 4063 Slot	White	20"	
6	6	Rec'd Data 4	A87 2nd 4063 Slot	White	20"	
7	7	Rec'd Data 5	A88 2nd 4063 Slot	White	20"	
8	8	Rec'd Data 6	A89 2nd 4063 Slot	White	20"	
9	-9	Rec'd Data 7	A90 2nd 4063 Slot	White	20"	
10	10	Rec'd Data 8	A87 3rd 4063 Slot	White	20"	
11	11	Rec'd Data 9	A88 3rd 4063 Slot	White	20"	
12	12	Rec'd Data 10	A89 3rd 4063 Slot	White	20"	
13	13	Rec'd Data 11	A90 3rd 4063 Slot	White	20"	
14	14	Rec'd Data 12	A87 4th 4063 Slot	White	20"	

**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE OOB	DWG NO. 000188	REV 02
TITLE 4063/4026 Internal Cable for Nova 800/1200			

(M)

ITEM NO.	FROM	SIGNAL NAME	TO	COLOR	LENGTH	AWG
15	15	Received Data 13	A88 4th 4063 Slot	White	20"	
16	16	Received Data 14	A89 4th 4063 Slot	White	20"	
17	17	Received Data 15	A90 4th 4063 Slot	White	20"	
18	18	Transmitted Data 0	A85 1st 4063 Slot	White	20"	
19	19	Transmitted Data 1	A86 1st 4063 Slot	White	20"	
20	20	Transmitted Data 2	A83 1st 4063 Slot	White	20"	
21	21	Transmitted Data 3	A84 1st 4063 Slot	White	20"	
22	22	Transmitted Data 4	A85 2nd 4063 Slot	White	20"	
23	23	Transmitted Data 5	A86 2nd 4063 Slot	White	20"	
24	24	Transmitted Data 6	A83 2nd 4063 Slot	White	20"	
25	25	Transmitted Data 7	A84 2nd 4063 Slot	White	20"	
26	26	Transmitted Data 8	A85 3rd 4063 Slot	White	20"	
27	27	Transmitted Data 9	A86 3rd 4063 Slot	White	20"	
28	28	Transmitted Data 10	A83 3rd 4063 Slot	White	20"	
29	29	Transmitted Data 11	A84 3rd 4063 Slot	White	20"	
30	30	Transmitted Data 12	A85 4th 4063 Slot	White	20"	
31	31	Transmitted Data 13	A86 4th 4063 Slot	White	20"	
32	32	Transmitted Data 14	A83 4th 4063 Slot	White	20"	
33	33	Transmitted Data 15	A84 4th 4063 Slot	White	20"	
34	34	Ring Indicator 0	B69 <del>5th</del> 4026 Slot	White	20"	
35	35	Ring Indctr 1	B67 <del>5th</del> 4026 Slot	White	20"	
36	36	Ring Indctr 2	B53 <del>5th</del> 4026 Slot	White	20"	
37	37	Ring Indctr 3	B52 <del>5th</del> 4026 Slot	White	20"	
38	38	Ring Indctr 4	B40 <del>5th</del> 4026 Slot	White	20"	
39	39	Ring Indctr 5	B38 <del>5th</del> 4026 Slot	White	20"	
40	40	Ring Indctr 6	B25 <del>5th</del> 4026 Slot	White	20"	
41	41	Ring Indctr 7	B23 <del>5th</del> 4026 Slot	White	20"	
42	42	Ring Indctr 8	A89 <del>5th</del> 4026 Slot	White	20"	
43	43	Ring Indctr 9	A88 <del>5th</del> 4026 Slot	White	20"	
44	44	Ring Indctr 10	A87 <del>5th</del> 4026 Slot	White	20"	
45	45	Ring Indctr 11	A86 <del>5th</del> 4026 Slot	White	20"	
46	46	Ring Indctr 12	A75 <del>5th</del> 4026 Slot	White	20"	



WIRE LIST

**DATA GENERAL CORPORATION**  
SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-242	REV 02
TITLE Internal wire list 4063 to 4083 W/modem contro for 1210, 1220, 820			



ITEM NO.	FROM	SIGNAL NAME	TO	P.C.B. MODEL NO.	COLOR	LENGTH	AWG
15	C15-2	Trans. Data 14	A83	4th 4063 Slot	White	32"	26
16	C16-2	Trans. Data 15	A84	4th 4063 Slot	"		"
17	C1-3	Ring Ind. 0	B69	4026 Slot	"		"
18	C2-3	Ring Ind. 1	B67	4026 Slot	"		"
19	C3-3	Ring Ind. 2	B53	4026 Slot	"		"
20	C4-3	Ring Ind. 3	B52	4026 Slot	"		"
21	C5-3	Ring Ind. 4	B40	4026 Slot	"		"
22	C6-3	Ring Ind. 5	B38	4026 Slot	"		"
23	C7-3	Ring Ind. 6	B25	4026 Slot	"		"
24	C8-3	Ring Ind. 7	B23	4026 Slot	"		"
25	C9-3	Ring Ind. 8	A89	4026 Slot	"		"
26	C10-3	Ring Ind. 9	A88	4026 Slot	"		"
27	C11-3	Ring Ind. 10	A87	4026 Slot	"		"
28	C12-3	Ring Ind. 11	A86	4026 Slot	"		"
29	C13-3	Ring Ind. 12	A75	4026 Slot	"		"
30	C14-3	Ring Ind. 13	A65	4026 Slot	"		"
31	C15-3	Ring Ind. 14	A63	4026 Slot	"		"
32	C16-3	Ring Ind. 15	A61	4026 Slot	"		"
33	C1-6	CLR to Send 0	A75	1st 4063 Slot	"		"
34	C2-6	CLR to Send 1	A77	1st 4063 Slot	"		"
35	C3-6	CLR to Send 2	A76	1st 4063 Slot	"		"
36	C4-6	CLR to Send 3	A78	1st 4063 Slot	"		"
37	C5-6	CLR to Send 4	A75	2nd 4063 Slot	"		"
38	C6-6	CLR to Send 5	A77	2nd 4063 Slot	"		"
39	C7-6	CLR to Send 6	A76	2nd 4063 Slot	"		"
40	C8-6	CLR to Send 7	A78	2nd 4063 Slot	"		"
41	C9-6	CLR to Send 8	A75	3rd 4063 Slot	"		"
42	C10-6	CLR to Send 9	A77	3rd 4063 Slot	"		"
43	C11-6	CLR to Send 10	A76	3rd 4063 Slot	"		"
44	C12-6	CLR to Send 11	A78	3rd 4063 Slot	"		"
45	C13-6	CLR to Send 12	A75	4th 4063 Slot	"		"
46	C14-6	CLR to Send 13	A77	4th 4063 Slot	"		"

**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-242	REV 02
-----------	-------------	--------------------	-----------

TITLE Internal wire list 4063  
to 4083 W/modem control for  
1210 1220 820

ITEM NO.	FROM	SIGNAL NAME	TO	P.C.B. MODEL NO.	COLOR	LENGTH	AWG
47	C15-6	CLR to Send 14	A76	4th 4063 Slot	White	32"	26
48	C16-6	CLR to Send 15	A78	4th 4063 Slot	"		"
49	C1-5	D.T.R. 0	B54	4026 Slot	"		"
50	C2-5	D.T.R. 1	B51	4026 Slot	"		"
51	C3-5	D.T.R. 2	B49	4026 Slot	"		"
52	C4-5	D.T.R. 3	B48	4026 Slot	"		"
53	C5-5	D.T.R. 4	B19	4026 Slot	"		"
54	C6-5	D.T.R. 5	B15	4026 Slot	"		"
55	C7-5	D.T.R. 6	B13	4026 Slot	"		"
56	C8-5	D.T.R. 7	B11	4026 Slot	"		"
57	C9-5	D.T.R. 8	B16	4026 Slot	"		"
58	C10-5	D.T.R. 9	A92	4026 Slot	"		"
59	C11-5	D.T.R. 10	A91	4026 Slot	"		"
60	C12-5	D.T.R. 11	A90	4026 Slot	"		"
61	C13-5	D.T.R. 12	A59	4026 Slot	"		"
62	C14-5	D.T.R. 13	A57	4026 Slot	"		"
63	C15-5	D.T.R. 14	A49	4026 Slot	"		"
64	C16-5	D.T.R. 15	A47	4026 Slot	"		"
65	C1-7	D.S.R. 0	B27	4026 Slot	"		"
66	C2-7	D.S.R. 1	B34	4026 Slot	"		"
67	C3-7	D.S.R. 2	B31	4026 Slot	"		"
68	C4-7	D.S.R. 3	B36	4026 Slot	"		"
69	C5-7	D.S.R. 4	A85	4026 Slot	"		"
70	C6-7	D.S.R. 5	A84	4026 Slot	"		"
71	C7-7	D.S.R. 6	A81	4026 Slot	"		"
72	C8-7	D.S.R. 7	A83	4026 Slot	"		"
73	C9-7	D.S.R. 8	A78	4026 Slot	"		"
74	C10-7	D.S.R. 9	A79	4026 Slot	"		"
75	C11-7	D.S.R. 10	A76	4026 Slot	"		"
76	C12-7	D.S.R. 11	A77	4026 Slot	"		"
77	C13-7	D.S.R. 12	A73	4026 Slot	"		"
78	C14-7	D.S.R. 13	A71	4026 Slot	"		"

**DATA GENERAL CORPORATION**  
SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-242	REV 02
TITLE Internal wire list 4063 to 4083 W/modem control for 1210, 1220, 820			



ITEM NO.	FROM	SIGNAL NAME	TO	P.C.B. MODEL NO.	COLOR	LENGTH	AWG
79	C15-7	D.S.R. 14	A67	4063 Slot	White	32"	26
80	C16-7	D.S.R. 15	A69	4068 Slot	"	"	"
81	C1-11	Rec'd Data 0	A87	1st 4063 Slot	"	"	"
82	C2-11	Red'd Data 1	A88	"	"	"	"
83	C3-11	" 2	A89	"	"	"	"
84	C4-11	" 3	A90	"	"	"	"
85	C5-11	" 4	A87	2nd 4063 Slot	"	"	"
86	C6-11	" 5	A88	"	"	"	"
87	C7-11	" 6	A89	"	"	"	"
88	C8-11	" 7	A90	3rd 4063 Slot	"	"	"
89	C9-11	" 8	A87	"	"	"	"
90	C10-11	" 9	A88	"	"	"	"
91	C11-11	" 10	A89	"	"	"	"
92	C12-11	" 11	A90	"	"	"	"
93	C13-11	" 12	A87	4th 4063 Slot	"	"	"
94	C14-11	" 13	A88	"	"	"	"
95	C15-11	" 14	A89	"	"	"	"
96	C16-11	" 15	A90	"	"	"	"
97	C1-8		3,4,97,98	"	"	"	"
98	C1-9	GND	1,2,99,100	"	"	"	"
99	C1-13	GND	"	1st 4063 Slot	"	"	"
100	C2-13	GND	"	"	"	"	"
101	C3-13	GND	"	"	"	"	"
102	C4-13	GND	"	"	"	"	"
103	C5-13	GND	"	"	"	"	"
104	C6-13	GND	"	"	"	"	"
105	C7-13	GND	"	"	"	"	"
106	C8-13	GND	"	"	"	"	"
107	C9-13	GND	"	"	"	"	"
108	C10-13	GND	"	"	"	"	"
109	C11-13	GND	"	"	"	"	"
110	C12-13	GND	"	"	"	"	"





# DATA GENERAL CORPORATION

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-243	REV 01
-----------	-------------	--------------------	-----------

TITLE Internal wire list 4063.  
to 4083 for 1210, 1220, 820

ORIGINATOR: J. Chyzik	DATE 8/72	MODEL NO. 4063	NEXT ASSY	CODE 005	DWG NO. 999	REV 00
-----------------------	--------------	-------------------	--------------	-------------	----------------	-----------

ENG: <i>Chyzik</i>	CHECKED BY: <i>LK</i>	APP BY: <i>[Signature]</i>	SCHEMATIC REF NO.			
--------------------	-----------------------	----------------------------	-------------------	--	--	--

(M)

REV NO.	ECO NO.	APP BY	DATE	PAGE NO'S
01	2182	<i>J. Chyzik</i>	12/73	1, 2, 3

26 AWG USED UNLESS OTHERWISE  
SPEC Solid Wht - 32" lg

- NOTES
1. 13 p communications inter face connector (from)
  2. Back panel pins (to)
  3. No Lines - Conn. No.
    - 4 - C1 thru C4
    - 8 - C1 thru C8
    - 12 - C1 thru C12
    - 14 - C1 thru C16

ITEM NO.	FROM	SIGNAL NAME	TO	P.C. Board Model No.	COLOR	LENGTH	AWG
1	C1-2	Trans. Data 0	A85	1st 4063 Slot	White	32"	26
2	C2-2	Trans- Data 1	A86	1st 4063 Slot	"	"	"
3	C3-2	Trans. Data 2	A83	"	"	"	"
4	C4-2	Trans. Data 3	A84	"	"	"	"
5	C5-2	Trans. Data 4	A85	2nd 4063 Slot	"	"	"
6	C6-2	Trans. Data 5	A86	"	"	"	"
7	C7-2	Trans. Data 6	A83	"	"	"	"
8	C8-2	Trans. Data 7	A84	"	"	"	"
9	C9-2	Trans. Data 8	A85	3rd 4063 Slot	"	"	"
10	C10-2	Trans. Data 9	A86	"	"	"	"
11	C11-2	Trans. Data 10	A83	"	"	"	"
12	C12-2	Tawns. Data 11	A84	"	"	"	"
13	C13-2	Trans. Data 12	A85	4th 4063 Slot	"	"	"
14	C14-2	Trans. Data 13	A86	"	"	"	"

WIRE LIST

DATA GENERAL CORPORATION

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-243	REV 01
TITLE Internal wire list 4063 to 4083 for 1210, 1220, and 820			

ITEM NO.	FROM	SIGNAL NAME	TO	P.C. Board Model No.	COLOR	LENGTH	AWG
15	C15-2	Trans. Data 14	A83	4th 4063 Slot	White	32"	26
16	C16-2	Trans. Data 15	A84	4th 4063 Slot	"		"
17	C1-11	Rec'd Data 0	A87	1st 4063 Slot	"		"
18	C2-11	Rec'd Data 1	A88	"	"		"
19	C3-11	" 2	A89	"	"		"
20	C4-11	" 3	A90	"	"		"
21	C5-11	" 4	A87	2nd 4063 Slot	"		"
22	C6-11	" 5	A88	"	"		"
23	C7-11	" 6	A89	"	"		"
24	C8-11	" 7	A90	"	"		"
25	C9-11	" 8	A87	3rd 4063 Slot	"		"
26	C10-11	" 9	A88	"	"		"
27	C11-11	" 10	A89	"	"		"
28	C12-11	" 11	A90	"	"		"
29	C13-11	" 12	A87	4th 4063 Slot	"		"
30	C14-11	" 13	A88	"	"		"
31	C15-11	" 14	A89	"	"		"
32	C16-11	" 15	A90	"	"		"
33	C1-8	+5	3, 4, 68	"	"		"
34	C1-9	GND	1, 2, 100	"	"		"
35	C1-13	GND	99, 100	1st 4063 Slot	"		"
36	C2-13	GND	99, 100	"	"		"
37	C3-13	GND	99, 100	"	"		"
38	C4-13	GND	99, 100	"	"		"
39	C5-13	GND	99, 100	2nd 4063 Slot	"		"
40	C6-13	GND	99, 100	"	"		"
41	C7-13	GND	99, 100	"	"		"
42	C8-13	GND	99, 100	"	"		"
43	C9-13	GND	99, 100	3rd 4063 Slot	"		"
44	C10-13	GND	99, 100	"	"		"
45	C11-13	GND	99, 100	"	"		"
46	C12-13	GND	99, 100	"	"		"







**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-264	REV 00
-----------	-------------	--------------------	-----------

TITLE Internal Wire List  
4063 for 820, 1210, 1220  
50 Dual Pos Paddle PCB

ORIGINATOR: J.Chyzik	DATE 8/72	MODEL NO. 4-4062
----------------------	--------------	---------------------

NEXT ASSY	CODE 005	DWG NO. 001-018	REV
--------------	-------------	--------------------	-----

ENG: <i>Chyzik</i>	CHECKED BY:	APP BY: <i>[Signature]</i>
--------------------	-------------	----------------------------

SCHEMATIC REF NO.

REV NO.	ECO NO.	APP BY	DATE	PAGE NO'S

AWG USED UNLESS OTHERWISE SPEC

- NOTES
- 207-000-131 50 Dual Pin Paddle PCB (FROM)
  - Back Panel Pins (TO)

ITEM NO.	FROM	SIGNAL NAME	TO	FUNCTION	COLOR	LENGTH	AWG
1	1	GND	1,2,99 100				
2	4	CLR TO SEND 3	A78				
3	6	CLR TO SEND 2	A76				
4	5	CLR TO SEND 1	A77				
5	7	CLR TO SEND 0	A75				
6	21	TRANS. DATA 3	A84				
7	22	TRANS. DATA 2	A83				
8	23	TRANS. DATA 1	A86				
9	24	TRANS. DATA 0	A85				
10	25	REC'D DATA 1	A88				
11	26	REC'D DATA 0	A87				
12	27	REC'D DATA 2	A89				
13	28	REC'D DATA 3	A90				
14	50	+5	3,4,87, 98				

**DATA GENERAL CORPORATION**

SOUTHBORO, MASSACHUSETTS 01772

SIZE A	CODE 008	DWG NO. 000-344	REV 01
TITLE TEST PLUG 4063 w/4051 JUNCTION BOX			

ORIGINATOR: R. Perron	DATE	MODEL NO. 4063/4027	NEXT ASSY	CODE 005	DWG NO. 001399	REV
-----------------------	------	------------------------	-----------	-------------	-------------------	-----

ENG: RP	CHECKED BY: ES	APP BY: AK	SCHEMATIC REF NO.			
---------	----------------	------------	-------------------	--	--	--

REV NO.	ECO NO.	APP BY	DATE	PAGE NO'S	AWG USED UNLESS OTHERWISE SPEC
01	4705	JM	6/76	1	<b>NOTES</b> 1. 19P conn 111-338 with 111-315 pins (FROM) 2. JUNCTION SHELL 111000019 3. SCREW LOCK 111000023

ITEM NO.	FROM	SIGNAL NAME	TO	FUNCTION	COLOR	LENGTH	AWG
1	3&2			CRIMP TOGETHER	OPTL	A/R	26
2	19,18,6			CRIMP TOGETHER	OPTL	A/R	26

(M)





REPORT NO.


REPORT TITLE

Data General


RM 383

## BREAKDOWN OF ALL SOFTWARE IN SELECTED MODELS OF THE PRD

MODEL NO.	COMPONENT	PEV	QTY/PLR	PART DESCRIPTION
PD4062	M-			ASYNCHRONOUS MLPX 4 LINE EIA INT
	005001426		001	ASSY DDC PKG 4062,63
	001000156		001	SCHEMATIC QUAD MLPX LOGIC
	001000174		001	SCHEMATIC, 4060 SERIES NOTES & WA
	006000150		A/R	WL CA INT (1) N12/8 4060,62
	008000151		A/R	WL CA INT (2) N12/8 4060,62
	008000152		A/R	WL CA INT (3) N12/8 4060,62
	006000153		A/R	WL CA INT (4) N12/8 4060,62
	008000171		A/R	WL CA INT N12/8 4063
	008000188		A/R	WL CA INT N800/1200 4063/4026
	008000242		A/R	WL CA INT 820/1220/1210 4063/4026
	008000243		A/R	W/L INT FOR 4063-4082 W/O MODEM C
	008000253		A/R	WL TEST PLUG PAD BD 1210/20/820 4
	008000255		A/R	WL TEST PLUG 820,1210/20,4063-402
	008000264		A/R	WL CA INT EIA 4-4062
	008000344		A/R	WL TEST PLUG W/4051 JB 1200/800 4
	008000352		A/R	WL TEST PLUG 1200/1230/800 4062
	014000004		001	TECH REF MULTIPLEXER 4060







REV	DESCRIPTION	DATE	BY
01	REVISED	10/1/66	WJS
02	REVISED	10/1/66	WJS
03	REVISED	10/1/66	WJS
04	REVISED	10/1/66	WJS
05	REVISED	10/1/66	WJS
06	REVISED	10/1/66	WJS
07	REVISED	10/1/66	WJS
08	REVISED	10/1/66	WJS
09	REVISED	10/1/66	WJS



REV	DESCRIPTION	DATE	BY
01	REVISED	10/1/66	WJS
02	REVISED	10/1/66	WJS
03	REVISED	10/1/66	WJS
04	REVISED	10/1/66	WJS
05	REVISED	10/1/66	WJS
06	REVISED	10/1/66	WJS
07	REVISED	10/1/66	WJS
08	REVISED	10/1/66	WJS
09	REVISED	10/1/66	WJS

DATA GENERAL CORPORATION  
QUAD MULTIPLEXER COMMON  
D 2011






ITEM NO.	DESCRIPTION	QUANTITY
1	4060	1
2	4023	1
3	4025	1
4	4026	1
5	4013	1
6	4017	1

**DATA GENERAL CORPORATION**  
UNIT  
REV. 2

REV	DESCRIPTION
1	ORIGINAL





REV	DESCRIPTION	DATE	BY	CHKD
1	ISSUED FOR FABRICATION	11/15/55	W. J. B.	J. M. S.
2	REVISION			
3	REVISION			

DATE	11/15/55
BY	W. J. B.
CHKD	J. M. S.
TITLE	UNIT 1
PROJECT	DATA GENERAL CORPORATION
DRAWING NUMBER	000155
SHEET	3

NOTE 1  
SHEET 2

NOTE 2  
SHEET 2

NOTE  
CONNECT U12 TO  
PIN 15 (SUBSTRATE)  
TO PIN 16.

U101

U102

U103

U104

U105

U106

U107

U108

U109

U110

U73

U74

U75

U76

U77

U78

U79

U80

U81

U82

U83

U84

U85

U86

U87

U88

U89

U90

U91

U92

U93

U94

U95

U96

U97

U98

U99

U100

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1

400.0/400.1


400.0/400.1

400.0/400.1

400.0/400.1







NOTE 1  
SHEET 1

NOTE 2  
SHEET 2

NOTE 3  
SHEET 3


NOTE 4  
SHEET 4

REV	DESCRIPTION	DATE
1	INITIAL DESIGN	11/15/68
2	REVISION	11/15/68
3	REVISION	11/15/68
4	REVISION	11/15/68
5	REVISION	11/15/68
6	REVISION	11/15/68
7	REVISION	11/15/68
8	REVISION	11/15/68
9	REVISION	11/15/68
10	REVISION	11/15/68

UNIT 2  
 DATA GENERAL CORPORATION  
 1600 BAYVIEW AVENUE  
 BOSTON, MASSACHUSETTS 02127  
 DRAWN BY: [Signature]  
 CHECKED BY: [Signature]  
 DATE: 11/15/68

REV	DESCRIPTION	DATE
1	INITIAL DESIGN	11/15/68
2	REVISION	11/15/68
3	REVISION	11/15/68
4	REVISION	11/15/68
5	REVISION	11/15/68
6	REVISION	11/15/68
7	REVISION	11/15/68
8	REVISION	11/15/68
9	REVISION	11/15/68
10	REVISION	11/15/68





NOTE 1  
NOTE 2  
NOTE 3

NOTE 4  
NOTE 5  
NOTE 6

UNIT NO.	DATE
UNIT TITLE	DATE
DESIGNED BY	DATE
CHECKED BY	DATE
APPROVED BY	DATE
REVISIONS	
NO.	DESCRIPTION
1	INITIAL DESIGN
2	REVISED
3	REVISED
4	REVISED
5	REVISED
6	REVISED
7	REVISED
8	REVISED
9	REVISED
10	REVISED

DATA GENERAL CORPORATION  
UNIT 3  
000016  
12/5/68

UNIT NO. 000016  
DATE 12/5/68

