



BMX-3

SPARE GATES

TYPE	LOC	PIN
LS32	B7	4,5,6
LS00	C7	8,9,10,11,12,13
F86	AA1	8,9,10,11,12,13,14
F112	E11	8,9,10,11,12,13,14
LS08	AA8	8,9,10,11,12,13,14,15
26502	BB8	8,9,10,11,12,13,14,15
75451	E4	4,5,6
LS32	AA2	8,9,10

DATE	
TIME	
BY	
NO.	

TOLERANCES	
DATE	1985 ZETACD
DESIGN	06 BMX-3
REV	~
DATE	5-9-85
DRAWING NUMBER	700-004-00 B
APPROVED BY	JLK




(SHEET 3)


© 1987 ZETACCO

DCM DE/DEC 5 ADDR GEN TDU-K14-0008

DATE	REV	BY	CHKD




① 198	ZET/CO
DATE	
DESIGNED BY	
CHECKED BY	
APPROVED BY	
TITLE	REGISTER FILE
DATE	
700-404-008	



(SHEET 8)


© 1987 ZETACC	
MODEL	700408-001
REVISION	1
DATE	
DESIGNED BY	
CHECKED BY	
APPROVED BY	
DATE	
MICRO CONTROL	
700408-001 B	




© 1981 ZETACC

SEQUENCER

700-414-70 B





<p>© R81 ZETACO</p>	
<p>DESIGNED BY DATE</p>	<p>6-10-84</p>
<p>CHECKED BY</p>	
<p>DATE</p>	
<p>REVISIONS</p>	
<p>TITLE</p>	<p>700-401-001 B</p>
<p>FIRMWARE</p>	



REF: 700404-000 8

(SHEET 11)

MODEL: ZETACO PART NO: 700404-000 REVISION: 8	DATE: 1/11/68 BY: JVA CHECKED: JVA APPROVED: JVA
TITLE: PROCESSOR	DRAWING NO: 700404-000





(SHEET 12)

© 1985 ZETACO

TEST POINT J


700-474-100 B

REF: 70044-008



ZETACO
 © 1961
 700-404 MEMORY


700-404 21B



198E ZETACO

DATE	REV	BY	CHKD
FORMAT SEQUELIER			
700-ANA-70 B			

(SHEET 14)






ZETACO

NO.	DESCRIPTION	QTY.	REV.
1	RAM CONTROL		
2	RAM CONTROL		
3	RAM CONTROL		
4	RAM CONTROL		
5	RAM CONTROL		
6	RAM CONTROL		
7	RAM CONTROL		
8	RAM CONTROL		
9	RAM CONTROL		
10	RAM CONTROL		
11	RAM CONTROL		
12	RAM CONTROL		
13	RAM CONTROL		
14	RAM CONTROL		
15	RAM CONTROL		
16	RAM CONTROL		
17	RAM CONTROL		
18	RAM CONTROL		
19	RAM CONTROL		
20	RAM CONTROL		
21	RAM CONTROL		
22	RAM CONTROL		
23	RAM CONTROL		
24	RAM CONTROL		
25	RAM CONTROL		
26	RAM CONTROL		
27	RAM CONTROL		
28	RAM CONTROL		
29	RAM CONTROL		
30	RAM CONTROL		
31	RAM CONTROL		
32	RAM CONTROL		
33	RAM CONTROL		
34	RAM CONTROL		
35	RAM CONTROL		
36	RAM CONTROL		
37	RAM CONTROL		
38	RAM CONTROL		
39	RAM CONTROL		
40	RAM CONTROL		
41	RAM CONTROL		
42	RAM CONTROL		
43	RAM CONTROL		
44	RAM CONTROL		
45	RAM CONTROL		
46	RAM CONTROL		
47	RAM CONTROL		
48	RAM CONTROL		
49	RAM CONTROL		
50	RAM CONTROL		

(SHEET 15)


DISK WRITE REG



REF: 70044-000 8

(SHEET 16)

ZETACO
 700-404-000
 DISK WRITE REG
 700-404-000



ZETACO
 1981
 DESIGNED BY: [blank]
 DRAWN BY: [blank]
 CHECKED BY: [blank]
 DATE: [blank]
 TITLE: DATA FORMATTING CONTROLLER
 PART NUMBER: 7000 2 11

BYTE CLK

WAIT RELEASE

RAM RAM EN

DSK ACC EN

SET SYNC

RD PARA

CONTROL CLK

MCLKEN

BIT CLK


WRT CLK SYNC

WRT CLK

RD GATE

INIT


REF: 7000 2 11



(SHEET 18)

© 1985 ZETACO	
DATE	700-404-001 B
REV	
BY	
CHECKED	
APPROVED	
PB READ MUX	

SEE DRAWING 21




NOTE:
 INTERNALLY CONNECTED
 WRITE DATA X52+X23+X21
 READ DATA (X11+X2+1)
 RD WRT HDR X16+X15+X2+1



TOLERANCES		1985 ZETACCO	
DECIMAL	SCALE	DATE	APPROVED BY
4 . 4 8 5	00	4 . 4 8 5	MANN
ECC LOWER		DRAWING NUMBER	
00		00	
B		B	

(SHEET 19)

DATE	BY	CHKD	APPD





NOTE:
 ▲ INTERNALLY CONNECTED



(SHEET 20)

TOLERANCES		①985 ZETACO	
DECIMAL	FRACTIONAL	DATE	4-4-85
ECC UPPER		DESIGNING NUMBER	700-404-00
DRAWN BY MANN		APPROVED BY	B



© 1985 ZETACO

DATE: _____

DESIGNED BY: _____

CHECKED BY: _____

APPROVED BY: _____


DATE: _____

TITLE: ECC OUT PUT SELECT

REVISIONS:

NO.	DATE	DESCRIPTION


700-414-00 B



(SHEET 22)

© 1984, ZETACO

DATE	REV	BY	CHKD




(SHEET 24)

ZETACO

1885

DATE	1-17-84
DESIGNED BY	
DRN	
CHECKED BY	
DATE	
APPROVED BY	
TITLE	SMD INTERFACE '8'

700-408-000 B




(SHEET 08)

© 1985 ZETACO

DESIGNER	DATE
CHECKED BY	
APPROVED BY	
DATE	

HIGH SPEED BUFFER 33-404-(D) B

REF: 700404-000 8



(SHEET 31)

ZETACO

NO. 700-404-000


BMC DATA BUS

700-404-000

(SHEET 32)


© 1985 ZETACO

DATE	REV	BY	CHK
BMC PARITY			
700-404-000 B			



PARITY ENR
EN WRITE XFER

HSC PAR
11-25



(SHEET 22)

© 1981 ZETACO



DATE: 10-5-81

DESIGNED BY: [Signature]

CHECKED BY: [Signature]

TIME: [Blank]

REV: 700404-000 B



(SHEET 35)




REQUIRES MODE 2 SELECTION

REVISION HISTORY

ECO	DATE	DESCRIPTION

© 1985 ZETACO

DRAWN BY:
 CHECKED BY:
 DESIGNED BY:
 DATE:
 TITLE:
 PART NUMBER:
 DRAWING NUMBER:
 BOARD:



(SHEET 36)

DATE	1985	ZETACO
DESIGNED BY	CJK	8/28/85
CHECKED BY		
APPROVED BY		
DATE		
TITLE	GMX-1 & PADLOCK BOARD	
FIG. NO.	700-404-000 B	